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Improvements on electronic technology in recent years have allowed the application of digital
techniques in phase noise metrology where low noise and high accuracy are required, yielding
exibility in systems implementation and setup. This results in measurement systems with
extended capabilities, additional functionalities and ease of use. In most digital schemes the
Analog to Digital Converters (ADCs) set the ultimate performance of the system, therefore
the proper selection of this component is a critical issue. Currently, the information avail-
able in literature describes in depth the ADC features only at frequency osets far from the
carrier. However, the performance close to the carrier is a more important concern. As a
consequence, the ADC noise is in general analyzed on the implemented phase measurement
setup. We propose a noise model for ADCs and a method to estimate its parameters. The
method retrieves the Phase Modulation and Amplitude Modulation noise by sampling around
zero and maximum amplitude, a test sine-wave synchronous with the ADC clock. The model
allows discriminating the ADC noise sources and obtaining the phase noise and amplitude
noise power spectral densities from 10 Hz to one half of the sampling frequency. This ap-
proach reduces data processing, allowing an ecient ADC evaluation in terms of hardware
complexity and computational cost.
I. INTRODUCTION
New methods for the phase and amplitude noise mea-
surement of oscillators have been proposed in the past
years, based on digital systems1{8. Some reasons are
just obvious: reconguration exibility and compact-
ness of digital hardware. Others are more subtle.
The traditional method based on two mixers and cross
spectrum9{12 requires two oscillators at the same fre-
quency of the oscillator under test, while in a fully digi-
tal implementation arbitrary frequencies are synthesized
numerically with a resolution exceeding any practical use
(610 18 with 64 bit numerically controlled oscillator).
Another reason is that the traditional scheme suers from
artifacts and errors13,14. Similar artifacts and errors, if
any, have still not been made clear in the case of digital
systems.
The increasing technological advances on Analog
to Digital Converters (ADCs), in terms of resolution
and sample rate, has allowed the implementation of
phase/amplitude noise metrology as ideal Software De-
ned Radio (SDR) states15, sampling the signal of inter-
est through a high-speed ADC and processing the data
digitally, reducing at minimum the analog components.
However, the progress in digital measurement of ampli-
tude and phase noise has been rather slow for a num-
ber of reasons. First, the availability of converters with
sucient resolution and speed, i.e., converters with fea-
tures such as 14 - 16 bits and sampling rates higher than
100 Mega Samples per second (MSps), is rather recent.
Second, the skill for digital hardware design and for Ra-
dio Frequency (RF) engineering, oscillators, spectral pu-
rity, etc., are seldom found in the same team. Third,
the measurement of amplitude and phase spectra rely on
some generally undocumented features of the converters.
This article focuses on a model of the ADC, specic
for the measurement of oscillators, and on a method to
extract the parameters. We work on a Red Pitaya board
because this platform is suitable to our tests with an ac-
ceptable experimental complexity. Resolution and speed
(14 bit, 125 MSps) are reasonably close to the state of
the art of ADCs (16 bit, 350 MSps or 14 bit, 1 GSps),
and it is potentially sucient for the implementation of a
complete instrument. Of course, similar test with cutting
edge converters will follow.
Dierent techniques have been developed for charac-
terizing ADC. While the histogram approach has been
widely used for measuring static errors16,17, one group18
proposed a method for estimating the voltage error gen-
erated by the aperture jitter plus the internal additive
noise through the locked histogram technique, perform-
ing synchronous sampling. The distribution function of
the noise, assumed normal, was obtained by modifying
the mean of the input sine-wave by adjusting an oset as
nely as one least signicant bit (LSB) of the ADC under
test, being a suitable approach for ADCs of low/medium
resolution (maximum 10 bits). Other work19 proposed
a model for the jitter of ADCs and a method based on
SNR analysis in order to evaluate and discriminate the
eects of the jitter components on the ADC performance,
thereby giving a guideline to compensate for such eects
in future high-speed ADC designs. A characterization
technique based on the use of a Graychip and down-
conversion was performed1 for evaluating the viability
and strategies of the direct-digital technique implemen-
2tation for phase noise measurements. Characterization
of high resolution, low speed ADCs (20 bit;5 MHz)
have been performed20 using a Programmable Joseph-
son Voltage Standard. Recent results of high-speed ADC
noise characterization were obtained through a full dig-
ital approach based on common noise cancellation and
digital down-conversion21. The power spectra density of
ADC phase noise is estimated after proper ltering and
decimation stages.
In view of the fast advances in technology for obtaining
high speed and high resolution ADCs and in the frame
of evaluating ADCs for phase/amplitude noise metrol-
ogy applications, this work proposes a computational
low cost method for ADC noise characterization using a
commercial system setup. We present a model for ADC
noise and measurement for determining their components
through Phase Modulation (PM) and Amplitude Modu-
lation (AM) analysis, tracking the relevant information
by synchronous sampling. The results of the charac-
terization will provide information about the limit for
phase/amplitude noise metrology allowing punctual con-
sideration in measurement techniques design.
II. ADC NOISE MODEL
The model proposed in this work aims to discriminate
the dierent noise contributions of an analog to digital
conversion in the basis of two random noise classes: ad-
ditive and parametric22. Additive noise refers to a noise
process that can be represented as a voltage or a current
added to the signal, caused by the thermal noise on re-
sistive elements and by shot and avalanche noise present
in the junctions of semiconductors23. This noise is gen-
erated in the signal bandwidth and it is always present,
even without carrier information. Instead, parametric
noise refers to a non-linear near-DC process caused by
non linearities present in electronic circuits due to con-
tamination in semiconductors materials23. It is trans-
lated by action of a carrier, generating amplitude and/or
phase modulation on the signal.
Our ADC noise modeling focuses on four main noise
sources, as it is depicted in FIG. 1(a): input stage, aper-
ture jitter, voltage reference and quantization.
The contribution of the noise generated by the input
stage has two components: additive and parametric. For
the model proposed here, this noise source is assumed
to be dominated by the additive noise n(t). This as-
sumption is veried through the experimental results re-
ported in section IV. Hence, considering an input signal
v(t), the eect of the input stage noise is expressed as
v 0(t) = v(t) + n(t).
The aperture jitter, x(t), dened as the variation of
the sampling instant kTs, is caused by time uctuations
in the sample and hold24,25. These time uctuations
generate a parametric noise whose eects over the sam-
pled signal are described by v 00k = v
0(kTs + xk ), where
xk = x(kTs).
At this point, the sample v 00k is converted into a digi-
tal value, as described in (1), where m is the resolution
of the ADC, Vr is the voltage reference and nq is the
(a) ADC noise model.
(b) Key interplay in dual converters.
FIG. 1. a) ADC noise modeling. The parameters of the model
represent the four noise sources involved in an acquisition
process: input stage circuit, aperture jitter, voltage reference
and quantization. b) Discrimination between common noise
and single channel noise sources in dual converters.
quantization noise.
v^k = v
00
k
2m
Vr
+ nq (1)
The voltage reference is considered as a non-ideal
source, Vr = Vr0(1 + r(t)), represented by the nominal
value Vr0 and the relative noise r(t). This noise source
is presented as a parametric noise whose features depend
on the voltage reference typology26.
The quantization noise nq, well described currently in
literature27, generates white phase noise spread along the
Nyquist bandwidth ( 12Ts ). For high resolution ADCs, like
the one studied here, the eective number of bits (ENOB)
is signicantly lower than the nominal value, therefore
the eect of this noise source can be neglected, at rst
order, with respect to the other noise contributions and
for this reason it is not included in the model proposed.
Considering m and Vr0 constant values and in analogy
with operational ampliers, it is convenient to refer the
noise at the input by dividing the output by 2
m
Vr0
. Then,
the ADC output referred at the input can be expressed
as ~vk = v^k
Vr0
2m .
Under the assumption of r << 1, the ADC output
is described by (2), where nk = n(kTs), xk = x(kTs)
and rk = r(kTs) are discrete-time random processes ob-
tained from sampling the corresponding continuous-time
random process at t = kTs.
~vk = (nk + v(kTs + xk))(1  rk) (2)
Now that the ADC output is stated in terms of the
noise sources we can analyze their eects using a proper
input for discriminating their contributions. Follow-
ing (2), the contribution of xk propagates to the ADC
3output depending on the slew rate of the input signal,
while the impact of rk depends on the input signal level.
Note that in the case of v(t) = 0, the contribution of
the aperture jitter and the voltage reference noise are
negligible, therefore the ADC output corresponds to the
additive noise of the input stage.
Then, assuming v(t) = V0cos(20t) as input signal of
the ADC, case of interest for time and frequency appli-
cations, we can rewrite (2) as
~vk = (nk + V0 cos(20(kTs + xk)))(1  rk) (3)
Considering nk, xk and rk independent processes, the
total amplitude and phase noise generated by the ADC
can be expressed as the sum of the dierent amplitude
and phase uctuations induced by each noise source, re-
spectively. The additive noise of the input stage nk
generates amplitude and phase noise on the signal con-
verted. In order to better discriminate its eects, this
noise source is decomposed in its in-phase and quadra-
ture components, n and n' respectively. Under low
noise conditions22, jn=V0j  1 and jn'=V0j  1, the
normalized amplitude noise generated by nk is expressed
as n = (1=V0)n while the induced phase noise is given
by 'n' = (1=V0)n'.
The aperture jitter xk results in pure phase modulation
on the analog to digital conversion given by 'x = 20x.
The maximum voltage variations induced by this noise
source occur at the samples of highest slew rate (SR), i.e.,
close to the zero-crossings and are described by V020xk.
Moreover, it is worth to remark that the samples of max-
imum amplitude are not inuenced by this noise con-
tribution at the rst order. Instead, they are directly
related to the voltage reference noise presented as ampli-
tude modulation on the signal converted. It generates a
maximum voltage error V0rk that occurs at the maximum
amplitude samples of the input signal.
Hence, the total ADC phase noise 'k and the total
ADC amplitude noise k are described in (4), where 'k
is in radians and k is non-dimensional, being the nor-
malized amplitude uctuations22.
'k = 'n'k + 'xk =
1
V0
n'k + 20xk (4)
k = nk + rk =
1
V0
nk + rk
Since power spectral density (PSD) and polynomial
law are considered meaningful tools for noise description
and analysis due to the straightforward identication of
the dierent noise processes22, they are used for repre-
senting the ADC noise contributions. Hence, the PSD
of the ADC phase noise in rad2=Hz and the PSD of the
ADC amplitude noise in 1=Hz are described in (5), where
the integer N < 0 depends on the device.
S';s(f) =
0X
j=N
bsjf
j S;s(f) =
0X
j=N
hsjf
j (5)
The dierence between the analog bandwidth B and
the sampling frequency fs in a digital circuit gener-
ates aliasing on the white noise region of the sam-
pled signal spectrum28. Hence, the voltage noise spec-
trum of the sampled signal can be represented as
S~v(f) =
2B
fs
h0 +
 1P
j=N
hjf
j [V2=Hz]. For the case of
the aperture jitter, aliasing is generated in the white
noise region of the spectrum, caused by the fact that
these uctuations are sampled at the sampling clock
(fs). Thus, the spectrum of xk can be expressed as
Sx;s(f) =
2
fs
J2 +
 1P
j=N
kjf
j [s2=Hz], where J is the root
mean square (rms) time uctuation of the aperture jitter
and k0 =
2
fs
J2. The spectrums of n'k , nk [V
2=Hz] and
rk [1=Hz] represented through the polynomial law are de-
scribed in (6). Since rk represents a relative amplitude
noise, the coecients hrj are non-dimensional.
Sn';s(f) =
0X
j=N
h'jf
j [V2=Hz] (6)
Sn;s(f) =
0X
j=N
hjf
j [V2=Hz]
Sr;s(f) =
0X
j=N
hrjf
j [1=Hz]
Hence, from (4), the spectrums of the phase and am-
plitude noise of the ADC are
S';s(f) =
1
V 20
Sn';s(f) + 4
20
2Sx;s(f) (7)
S;s(f) =
1
V 20
Sn;s(f) + Sr;s(f)
In this manner, from (7) the contribution of each noise
source for each dierent noise process could be identied
having a complete description of the device limitations.
III. METHOD FOR ADC NOISE CHARACTERIZATION
As second part of this work, we propose a method for
determining the ADC noise components stated in the
model. The method is based on data acquisitions under
three dierent measurement conditions that allow char-
acterizing the three main noise process of the model: in-
put stage, aperture jitter and voltage reference. In the
rst condition, the input of the ADC is connected to
ground through a 50 
 resistor. In this case, the contri-
bution of x(t) and r(t) are negligible, since the slew rate
and the level of the signal are zero. Therefore, the volt-
age noise on the data acquired is totally related to the
additive noise of input stage. The other two measure-
ments are made by sampling synchronously two points
of the cosine-wave at the input: the zero-crossings and
the peak values.
Considering that the voltage noise of the zero-crossings
is directly related to phase uctuations (PM), the mea-
surement of these variations will result in the estimation
of the phase noise generated by n'(t) and x(t). On the
4other hand, the voltage noise on the peak values is repre-
sentative of the amplitude uctuations (AM), therefore
the measurement of the variation of these samples from
period to period will yield the amplitude noise added by
n(t) and r(t). Hence, the total ADC noise can be esti-
mated through these measures as described in (8), where
S~v;' and S~v; are the PSD of the voltage noise of the
signal sampled at zero-crossings and at the peak values,
respectively.
S';s(f) =
1
V 20
S~v;' (8)
S;s(f) =
1
V 20
S~v;
It is important to notice that with a single channel
conguration, the noise obtained is also inuenced by the
noise contributions of the sampling clock and the input
signal generator. Since the objective of this work is to
characterize the ADC for phase noise metrology which,
in general, is based on dierential techniques, we pro-
pose a conguration with two independent channels as
depicted in FIG. 1(b). The common noise contributions
such as the one coming from the input signal generator,
the sampling clock and the voltage reference are canceled
by subtracting the data obtained from the two channels.
In consequence, the noise estimated is the contribution of
the two ADC channels. Since the channels are assumed
to be uncorrelated, the noise of a single channel is half
the total noise.
The scheme of the synchronous sampling system, that
is in charge of acquiring the zeros-crossings and the peaks
of the cosine-wave, is shown in FIG. 2. The principle
of operation consists in aligning the input signal to the
sampling clock by means of a Phase Locked Loop (PLL):
the input signal is sampled and sent to a Proportional-
Integral controller (PI) which drives the frequency of the
signal generator through a DAC, providing the proper
phase information. The input signal generator works as
a Voltage Controlled Oscillator (VCO) correcting the sig-
nal generated to acquire the selected point, either for AM
or PM characterization. When the loop is closed and the
controller forces the acquisition of the zero-crossings (PM
characterization), it is possible to sample input signals
multiple of the sampling clock by means of sub-sampling.
To extend the measurements at lower frequencies (0 sub-
multiple of fclk) the data rate is down-sampled. There-
fore, the sampling frequency fs becomes equal to the
input frequency 0, (fs =
fclk
M = 0). For AM char-
acterization, we provide an input frequency not higher
than quarter the sampling clock in order to guarantee
the peaks acquisition. In this case, the system is still syn-
chronized through the zero-crossings but only the peak
values are acquired.
The PSD of the ADC noise is estimated in a bandwidth
equal to the Nyquist frequency. The corresponding infor-
mation at low frequencies is obtained through six stages
of decimation in order to acquire data down to 10 Hz
or less according to the sampling frequency. Blocks of
16384 data per channel are post-processed oine using
MATLAB.
FIG. 3 depicts a simplied block diagram of the
method implemented in the Red Pitaya platform29. The
FIG. 2. The scheme proposed allows sampling synchronously
one sample per period in order to measure, through its varia-
tions, the ADC noise eect on the output, as amplitude and
phase uctuations. The implementation is based on a dual
ADC and through the dierence of the two outputs the com-
mon noise is canceled obtaining only the corresponding noise
contribution of each channel.
FIG. 3. Block diagram of method implemented in Red Pitaya
platform. The data processing is performed oine using ap-
proximately 2 109 samples per each ADC channel.
later is an open source embedded system, that includes
a dual-channel 14 bit ADC at 125 MSps LTC2145 from
Linear Technology, a dual-channel 14 bit DAC at 125
MSps DAC1401D125 from NXP Semiconductors and a
Zynq 7010 System On Chip (SoC) from Xilinx. The in-
put stage of Red Pitaya was modied by bypassing the
amplier and the low pass lter with a 1:1 RF trans-
former, allowing the acquisition of sine-wave signals up
to 500 MHz in order to increase the input bandwidth and
to expose the jitter eect. In this regard, the sampling
and hold has a bandwidth of 750 MHz.
IV. RESULTS
All the results presented in common mode are already
scaled by -3 dB in order to analyze the noise of one ADC
channel.
A. Additive Noise Input Stage
FIG. 4 shows the power spectral density of
the voltage noise obtained by connecting the two
ADC inputs to ground through a 50 
 resistor,
(v(t) = 0 V; fs = 125 MHz). As described in section II,
this noise corresponds to the voltage error induced by
the input stage. It presents an additive white noise of
-154 dBV2=Hz and an additive icker of -107 dBV2=Hz
at 1 Hz. The quantization noise oor for the ADC un-
der these conditions (14 bits and 2 V full scale) is -167
dBV2=Hz27. The dierence between this value and the
5estimated white noise oor is 13 dB, in agreement with
the eective number of bits (ENOB) stated in the ADC
datasheet (11.8).
FIG. 4. Power spectral density of ADC LTC2145 input stage
noise. The measurement was performed connecting the input
to ground through a 50 
 resistor.
B. PM Measurements
The measurements analyzed in this section were per-
formed acquiring the zero-crossings of the input signal.
The voltage noise generated in these samples is induced
by the additive noise of the input stage and by the aper-
ture jitter multiplied by the slew rate, as described in (7).
These two contributions can be discriminated by varying
the amplitude and the frequency (i.e. the slew rate) of
the input signal: for low slew rate, the additive noise
dominates, while at high slew rate, the measure is repre-
sentative of the aperture jitter.
FIG. 5(a) shows the ADC phase noise (S~v;') estimated
at dierent input frequencies and 0.9 V of peak ampli-
tude. It can be observed that under these conditions the
phase noise is independent of the carrier frequency; the
white noise oor dierences between each curve are due
to aliasing caused by the down sampling performed in
order to take only one sample per period. They corre-
spond to aliased '-type, phase noise caused by random
uctuations in the input stage circuit28, where the vari-
ations are proportional to the ratio between the analog
bandwidth B (for the case of the ADC LTC2145 is 750
MHz) and the phase noise bandwidth (actual Nyquist
frequency, fclk2M , according to the input frequency). On
the other hand, the icker phase noise is constant for all
the input frequencies being the signature of pure '-type
noise, because it is not aected by aliasing. FIG. 5(b)
shows the comparison between the additive noise of the
input stage (measured with no signal at the input) and
the zero-crossings noise induced by acquiring a sine-wave
input with a frequency of 125 MHz and an amplitude
of 0.9 V. These two noise spectrums are approximately
equal. It suggests that the phase noise is dominated by
the additive noise of the input stage and that this noise
source is independent of the operation point. This is ver-
ied later on with the AM measurements. Furthermore,
(a) Power spectral density of ADC phase noise.
(b) Input stage noise and aperture jitter comparison.
FIG. 5. a) The contributions of the input stage noise plus
aperture jitter are shown. The measurements were taken
at dierent carrier frequencies. The white phase noise level
changes due to the aliasing introduced by the down sampling
realized in order to take one sample per period at each car-
rier frequency. b) The phase noise introduced by the ADC is
dominated by the additive noise of the input stage which is
independent of the carrier frequency.
it conrms the assumption that, in this case, the para-
metric noise of the input stage is negligible with respect
to the additive noise.
In order to expose the aperture jitter, the frequency
input was increased, augmenting the slew rate. FIG. 6
shows the comparison between the PSD of the phase
noise estimated at three dierent carrier frequencies: 125
MHz, 250 MHz and 500 MHz. The contribution of the
aperture jitter can be appreciated from 250 MHz, espe-
cially in the icker region, and it is more evident at 500
MHz. For frequencies higher than the sampling clock, the
phase noise bandwidth remains at the maximum value
(M equal 1 for these cases), therefore the white phase
noise oor reaches the minimum value. From these re-
sults we notice that the voltage noise induced by the
aperture jitter starts to emerge at 0 = 250 MHz. The
contribution of the aperture jitter can be estimated by
subtracting the additive noise from the measures done at
0 = 250 MHz and at 0 = 500 MHz (FIG. 7). The ADC
aperture jitter presents a white phase-time noise of -350
dBs2=Hz for 0 = 500 MHz, decreasing proportionally
6FIG. 6. Power spectral density of voltage noise induced in
ADC conversion by phase and time uctuations. The acqui-
sitions were performed with 0 from 125 MHz to 500 MHz.
The contribution of aperture jitter emerges at 0 = 250 MHz.
FIG. 7. Power spectral density of ADC aperture jitter. The
aperture jitter is revealed from 0 = 250 MHz. This result
was obtained by subtracting the input stage noise from the
ADC phase noise measured at zero-crossings. The obtained
aperture jitter is dierential and not absolute because of the
common noise cancellation. The time jitter rms (J) is around
25 fsrms related to the silicon, consistent with the datasheet
information providing the absolute value of 100 fsrms.
with the input frequency. According to the datasheet
of the ADC LTC214530, the aperture jitter is 100 fsrms,
that corresponds to a white noise of -338 dBs2=Hz. The
discrepancy could be due to the common noise rejec-
tion, estimating the residual aperture jitter for a single
ADC channel. Additionally, the aperture jitter exhibits a
icker phase-time noise of -298 dBs2=Hz at 1 Hz (
p
k 1 =
1.3 fs), constant with respect to the frequency, signature
of pure x-type noise28.
The previous results were obtained from the analysis
of a series of spectra changing the input frequency, which
conrm the presence of the two noise contributions. A
similar analysis is performed in FIG. 8, but changing the
input amplitude instead of the input frequency. FIG. 8
shows the total ADC phase noise (S';s) at 0 = 500 MHz
when the aperture jitter is starting to emerge. It is seen
that the total ADC phase noise is strongly dominated by
the additive noise of the input stage, even if the aper-
ture jitter is revealed. Moreover, it increases proportion-
ally to 1=V 20 , as expected according to the model (7).
From the results, reported in the precedent gures, the
ADC LTC2145 has an ultimate phase noise oor of -153
dBrad2=Hz (white) and -106 dBrad2=Hz @ 1 Hz given
by the additive noise of the input stage under maximum
sampling frequency and full input voltage range. This
noise oor agrees with the results presented in21.
FIG. 8. Sensitivity of ADC phase noise to input amplitude.
C. AM measurements
According to the model, the amplitude noise of the
ADC is the superposition of the amplitude noise gener-
ated by the input stage and the voltage reference noise.
Since the maximum voltage error induced by these noise
contributions is generated at the points of maximum am-
plitude, they can be detected by sampling the peaks of
the sine-wave. In order to guarantee the acquisition of
these points, an input sine-wave of 31.25 MHz was used,
i.e., quarter of the sampling clock (M=4).
FIG. 9 shows the comparison between the PSD of the
voltage error estimated under the three measurement
conditions: with no signal at the input (S~v), at zero-
crossings (S~v;') and at peak values (S~v;). The results
in common mode, depicted in FIG. 9(a), suggest that the
ADC amplitude noise is also dominated by the additive
noise of the input stage. However, in order to conrm
that the AM and PM measurements were done at the
proper operation point, FIG. 9(b) shows the PSD of the
voltage noise before the common noise rejection, i.e., in
single channel. It can be noticed that the contributions
of the PI and the feedback loop bandwidth (39 kHz) are
evidenced in zero-crossings (PM), while at the peak val-
ues (AM) and with no input signal they are negligible.
Instead of that, harmonic contributions at 4.6 kHz are ob-
served which might be caused by the signal generator and
that are also rejected in common mode. These results
conrm the capability of the method for discriminating
the operation point (zero-crossings or peak values).
FIG. 10 depicts the comparison between the ampli-
tude noise estimated using two dierent synthesizers for
generating the 31.25 MHz input sine-wave, the Agilent
E8257D and the Hewlett Packard 8640B. From the dif-
ferential mode results (FIG. 10(b)), it is seen that the
harmonic contributions around 4.6 kHz were caused by
7(a) PM and AM measurements comparison. Common mode.
(b) PM and AM measurements comparison. Dierential Mode
Channel 1.
FIG. 9. a) The AM and PM noise are similar, it suggests
that the input stage noise is equally distributed between the
phase and amplitude noise. b) The zero-crossings and the
maximum amplitude samples were well discriminated. While
in zero-crossings is evidenced the feedback loop bandwidth (39
kHz) in maximum amplitude measurements this contribution
is not observed.
the synthesizer and that although one induced a higher
voltage error than the other, the common mode congu-
ration rejected their contributions (FIG. 10(a)) reaching
the ADC noise oor.
In order to verify the impact of the voltage reference
noise, rst it was measured through a Fast Fourier Trans-
form spectrum analyzer and afterwards it was compared
with the estimated PSD of the amplitude noise. In order
to perform properly this comparison, the transfer factor
of this noise source on the ADC output was calculated
adding an external sine-wave of 1 kHz to the internal
voltage reference and measuring the impact on the ADC
data for a 31.25 MHz, 0.9 V peak amplitude input sig-
nal. This measurement conrmed the equation stated
in (7), where the transfer factor is 1. The comparison
was done directly and the results are shown in FIG. 11.
As can be seen, the voltage reference noise is lower than
the voltage error generated by amplitude uctuations in
the input stage. The residual voltage reference noise of
each channel after the common noise rejection is expected
to be even lower and it seems not being a limiting factor
(a) AM in common mode.
(b) AM in single channel - Channel 1.
FIG. 10. ADC AM noise comparison using two signal gen-
erators. The amplitude noise generated by the ADC was es-
timated at the maximum amplitude points of the sine-wave
input signal where the eects of this noise is higher.
FIG. 11. Voltage Reference noise and its eect in single chan-
nel. It is seen that the amplitude noise generated by the
input stage circuit is higher than this noise contribution and
its eect is rejected in common mode.
for the ADC amplitude noise.
Additionally, an analysis for assessing the properties of
the ADC amplitude noise (S;s) was performed, similar
to the one reported for ADC phase noise. A rst series of
spectra were obtained by changing the input amplitude,
from A (0.9 V) to A/8 (112.5 mV). From FIG. 12(a) it is
8(a) ADC Amplitude noise dependency with respect to input
amplitude.
(b) AM noise dependency with respect to input frequency.
FIG. 12. ADC amplitude noise S;s. In agreement with the
ADC noise model, the ADC amplitude noise is dependent on
the input amplitude and independent of the input frequency.
The noise is dominated by the uctuations generated by the
additive noise of the input stage, which causes similar eects
on the ADC phase and amplitude noise.
seen that the amplitude noise is dependent on the input
amplitude, as expected from the model (7). A second
series of spectra were analyzed, this time changing the
input frequency from 15.125 MHz to 31.25 MHz. For
the analysis of AM noise the input frequency can not be
increased beyond quarter the sampling clock in order to
guarantee the acquisition of the peak values. FIG. 12(b)
reports the PSD of the amplitude noise obtained. It ex-
hibits the same behavior of the phase noise generated by
the input stage. It conrms that the noise generated by
the additive noise of the input stage is independent of the
operation point and its eects are similar on amplitude
and phase noise.
D. Interpretation of the ADC noise spectra
TABLE I reports the set of polynomial law coecients
that describes the ADC LTC2145 noise according to the
model stated in (7) and based on the characterization
results. These features can be compared with the per-
formance of a generic analog mixer which has a icker
phase noise around -140 dBrad2=Hz at 1 Hz31.
However, since this work aims to extract the ADC in-
formation which allows predicting ADC noise eects on
phase/amplitude noise metrology, more general parame-
ters are required. Referring to the study of phase noise
and jitter in digital electronics28 and according to the
model proposed here, TABLE II reports the main general
ADC LTC2145 noise parameters obtained from the re-
sults shown in TABLE I. Once these parameters are ob-
tained (h0B; h 1; J; k 1), since they are generic values for
this particular ADC, they can be used for re-estimating
the ADC phase noise spectra and calculating the corre-
sponding power law coecients (bs0 ; bs 1) for an input
signal of interest (0; V0; fs). For instance if the noise of
an oscillator of 10 MHz is intended to be measured, the
ADC will have a phase noise oor given by bs0 =  153
dBrad2=Hz and bs 1 =  106 dBrad2. The aperture jitter
will not limit the measurement having a phase noise given
by bx0 =  194 dBrad2=Hz and bx 1 =  142 dBrad2. In
general, 10 MHz commercial low noise crystal oscillators
exhibit phase noise oors below -110 dBc/Hz @1 Hz and
-158 dBc/Hz white noise far from the carrier32, therefore
techniques for ADC noise rejection should be applied in
order for the instrument not to limit the oscillator phase
noise measurement. Based on the ADC characterization,
the rejection level can be determined.
V. CONCLUSIONS
The main noise sources of a high resolution, two-
channel ADC are exposed through a low computational
cost method by acquiring synchronously two operation
points of a sine-wave input signal: zero-crossings and
peak values. From the measurements in single channel
and in common mode, we have veried the proper dis-
crimination of each operation point and the lack of corre-
lation of the two ADC channels. According to their anal-
ysis, we conclude that the phase and amplitude noise are
limited by the additive noise generated in the input stage
which impacts similarly in these two ADC noise compo-
nents (phase and amplitude). The voltage reference does
not degrade the ADC acquisition even at maximum in-
put voltage range. Albeit the aperture jitter does not
have a high impact on the ADC phase noise in common
mode, we could verify its properties and behavior. From
these results we can claim that the ADC phase noise ef-
fects are lower at high sampling frequency and high input
amplitude.
The technique for ADC noise characterization pro-
posed here provides estimated amplitude and phase noise
oors at frequency osets close (down to 10 Hz) and far
to the carrier (up to Nyquist frequency) which allows di-
rect analysis for phase and amplitude noise metrology. It
can be replicated for characterizing any high resolution
ADC. The requirements are two-channel ADC, one DAC
and a digital PI. For the nature of the digital processing
the computational resources needed are not high: RAM
blocks of 16 kB per channel and digital clock system at
the maximum of the ADC sampling clock were used in
the setup presented.
This work presents a dierential ADC noise model,
rejecting the common noise contributions. Alternatively,
9TABLE I. ADC Noise Model Polynomial Law Coecients.
NoiseSource WhiteNoise F lickerNoise@1Hz
PhaseNoise
S';s(f)  1V 2
0
Sn';s(f) bs0 =  153 dBrad2=Hz bs 1 =  106 dBrad2
0 = 125 MHz;V0 = 0:9V 0 = 125 MHz;V0 = 0:9V
Sx;s(f) k0 =  350 dBs2=Hz k 1 =  298 dBs2
0 = 500 MHz 0 = 500 MHz
AmplitudeNoise
S;s(f)  1V 2
0
Sn;s(f) hs0 =  148dB=Hz hs 1 =  107dB
0 = 31:25 MHz,V0 = 0:9 V 0 = 31:25 MHz;V0 = 0:9 V
Sr(f) hr0 =  156 dB=Hz hr 1 =  116 dB
0 = 31:25 MHz 0 = 31:25 MHz
TABLE II. ADC noise parameters.
Parameter Square Root Value
ADC LTC2145
Common Mode
h0B =
bs0fsV
2
0
2
p
h0B = 159 Vrms
h 1 = bs 1V
2
0
p
h 1 = 4:5 V
J2 = k0
a fs
2
J = 25 fsrms
k 1b
p
k 1 = 1:3 fs
a bx0 =
820
2J2
fs
b bx 1 = 4
220k 1
Non Linear Transmission Lines (NLTL) could be used33
for changing the slew rate and for obtaining an absolute
or complete ADC noise model.
The proposed ADC characterization allows having ac-
cess to the main ADC noise sources in order to predict the
eects on phase noise measurements, useful information
for phase noise metrology instrumentation design. Based
on that, we can claim that high resolution ADCs are suit-
able for implementations at high frequency and high in-
put amplitude. Albeit their phase noise could limit phase
noise measurements of low noise oscillators, knowing the
ADC noise properties could open the door to new tech-
niques for ADC noise rejection on amplitude and phase
noise metrology.
Extensions of this work could include, noise charac-
terization of high resolution ADCs of dierent archi-
tectures and technologies, and the assessment of two-
channel ADCs not embedded in the same chip where
common noise rejection is expected to be lower.
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